A 32-tap FIR filter designed using VHDL to be implemented on a Xilinx Spartan 6. Data is processed sequentially, rather than in parallel, to reduce hardware demand. Made in fulfillment with ENGR 435 class requirements.
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool
