In this project we are developing our own scalar pipelined processor based on the MIPS architecture.
- Fully Pipelined
- Varaible Length Pipeline
- Hazard Control
- MIPS friendly, high compatibility (except for sll instruction)
- ICache and DCache
- Store Buffer
- ROB or HF
- Virtual Memory
- Branch Prediction
- Out-of-Order