FireSim (firesim)

FireSim

firesim

Geek Repo

Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility

Home Page:https://fires.im

Twitter:@firesimproject

Github PK Tool:Github PK Tool

FireSim's repositories

firesim

FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility

Language:ScalaLicense:NOASSERTIONStargazers:813Issues:52Issues:417

FireMarshal

Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.

Language:PythonLicense:NOASSERTIONStargazers:67Issues:23Issues:78

firechip

Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator used in FireSim.

Language:CLicense:NOASSERTIONStargazers:55Issues:31Issues:0

icenet

Network components (NIC, Switch) for FireBox

aws-fpga-firesim

AWS Shell for FireSim

Language:VHDLLicense:NOASSERTIONStargazers:11Issues:29Issues:4

riscv-linux

RISC-V Linux Port

Language:CLicense:NOASSERTIONStargazers:4Issues:23Issues:0

DRAMSim2

DRAMSim2: A cycle accurate DRAM simulator

Language:C++Stargazers:3Issues:24Issues:0

iceblk-driver

Linux drivers for the iceblk block device

Language:CStargazers:3Issues:6Issues:0

garnet-firesim

Fork of CTSRD-CHERI's Amazon F1-inspired Xilinx VCU118 hardware design framework, adapted for FireSim usage

Language:VHDLLicense:NOASSERTIONStargazers:2Issues:2Issues:0

linux

Linux kernel source tree

Language:CLicense:NOASSERTIONStargazers:2Issues:2Issues:0

NiteFury-and-LiteFury-firesim

Nitefury support for FireSim

Language:SystemVerilogStargazers:2Issues:1Issues:0

ccbench

Memory System Microbenchmarks

Language:CLicense:NOASSERTIONStargazers:1Issues:6Issues:0

firesim-riscv-tools-prebuilt

Prebuilt risc-v tools binaries. You should most likely only shallow clone this.

Language:ShellStargazers:1Issues:25Issues:0

icenet-driver

Linux drivers for the icenet NIC

aws-fpga-upstream-staging

For opening PRs against upstream, since aws-fpga-firesim is not a github.com recognized fork.

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:1Issues:0

buildroot

Buildroot, making embedded Linux easy. Note that this is not the official repository, but only a mirror. The official Git repository is at http://git.buildroot.net/buildroot/. Do not open issues or file pull requests here.

Language:MakefileLicense:NOASSERTIONStargazers:0Issues:3Issues:0
Stargazers:0Issues:0Issues:0

mutilate

A fork of mutilate (https://github.com/leverich/mutilate) with some tweaks to run firesim experiments.

Language:C++License:BSD-3-ClauseStargazers:0Issues:4Issues:0

mutilate-loadgen-riscv-release

Mutilate memcached load generator build scripts for RISC-V Systems

Language:ShellStargazers:0Issues:5Issues:0
Language:CStargazers:0Issues:3Issues:0

redis

Redis is an in-memory database that persists on disk. The data model is key-value, but many different kind of values are supported: Strings, Lists, Sets, Sorted Sets, Hashes, HyperLogLogs, Bitmaps.

Language:CLicense:BSD-3-ClauseStargazers:0Issues:5Issues:0

riscv-fesvr

RISC-V Frontend Server

Language:CLicense:NOASSERTIONStargazers:0Issues:28Issues:0

riscv-gnu-toolchain

GNU toolchain for RISC-V, including GCC

Language:CLicense:NOASSERTIONStargazers:0Issues:4Issues:0

riscv-pk

RISC-V Proxy Kernel

Language:CLicense:NOASSERTIONStargazers:0Issues:27Issues:0

riscv-tools

RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)

Language:ShellStargazers:0Issues:4Issues:0

rocket-chip

Rocket Chip Generator

Language:ScalaLicense:NOASSERTIONStargazers:0Issues:6Issues:0

sifive-blocks

[FireSim Fork for UART baud override] Common RTL blocks used in SiFive's projects

Language:ScalaLicense:Apache-2.0Stargazers:0Issues:21Issues:0

twitcurl-riscv

twitcurl is a pure C++ library for twitter APIs. Fork hacked-up to run on firesim-software/RISC-V systems and post a tweet.

Language:CStargazers:0Issues:6Issues:0
Language:MakefileStargazers:0Issues:14Issues:0