feiyu0_0's starred repositories

simbricks

Main Repository for the SimBricks Modular Full-System Simulation Framework.

Language:VerilogLicense:MITStargazers:122Issues:0Issues:0

corundum

Open source FPGA-based NIC and platform for in-network compute

Language:VerilogLicense:NOASSERTIONStargazers:1657Issues:0Issues:0

rocket-chip

Rocket Chip Generator

Language:ScalaLicense:NOASSERTIONStargazers:3193Issues:0Issues:0

Chinese-Translation-of-PCI-Express-Technology-

Chinese Translation on <PCI Express Technology Comprehensive Guide to Generations 1.x, 2.x and 3.0> by Mindshare Mindshare

License:MITStargazers:254Issues:0Issues:0

verilog-pcie

Verilog PCI express components

Language:VerilogLicense:MITStargazers:1091Issues:0Issues:0

Xilinx-FPGA-PCIe-XDMA-Tutorial

Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核

Language:BatchfileLicense:GPL-3.0Stargazers:425Issues:0Issues:0

chatgpt-web

用 Express 和 Vue3 搭建的 ChatGPT 演示网页

Language:VueLicense:MITStargazers:31331Issues:0Issues:0

hammer

Hammer: Highly Agile Masks Made Effortlessly from RTL

Language:PythonLicense:BSD-3-ClauseStargazers:252Issues:0Issues:0

Stop-Ask-Questions-The-Stupid-Ways

Stop-To-Ask-Questions-The-Stupid-Ways

License:GPL-3.0Stargazers:1002Issues:0Issues:0

How-To-Ask-Questions-The-Smart-Way

本文原文由知名 Hacker Eric S. Raymond 所撰寫,教你如何正確的提出技術問題並獲得你滿意的答案。

Language:JavaScriptLicense:MITStargazers:30629Issues:0Issues:0

playground

chipyard in mill :P

Language:ScalaStargazers:74Issues:0Issues:0

chisel

Chisel: A Modern Hardware Design Language

Language:ScalaLicense:Apache-2.0Stargazers:3939Issues:0Issues:0

qcc

西工大NWPU编译原理试点班最终提交。a naive c0 compiler with antlr4

Language:C++License:MITStargazers:6Issues:0Issues:0

CACTcompiler

UCAS Compiling Principle Experiment

Language:C++Stargazers:8Issues:0Issues:0

Sirius

Asymmetric dual issue in-order microprocessor.

Language:SystemVerilogLicense:GPL-3.0Stargazers:34Issues:0Issues:0
Language:AssemblyStargazers:33Issues:0Issues:0

UltraMIPS_NSCSCC

UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.

Language:VerilogStargazers:120Issues:0Issues:0

grammars-v4

Grammars written for ANTLR v4; expectation that the grammars are free of actions.

Language:ANTLRLicense:MITStargazers:10125Issues:0Issues:0

xv6-riscv

Xv6 for RISC-V

Language:CLicense:NOASSERTIONStargazers:6985Issues:0Issues:0