fdbug / SmartSim

Design and simulate digital logic circuits of varying complexity.

Home Page:smartsim.org.uk

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

SmartSim

SmartSim is a digital logic circuit design and simulation package.

Features

  • Designing circuits using your own custom components.
  • Simulating circuits interactively, with the ability to explore inside custom components.
  • Creating logic timing diagrams from simulations.
  • Create circuits with loadable and saveable RAM/ROM.
  • Exporting your design or timing diagram to PNG, PDF, and SVG.
  • Plug-in components for expanding circuit capabilities.

Website: http://www.smartsim.org.uk/

Maintainer: ashleynewson@smartsim.org.uk

About

Design and simulate digital logic circuits of varying complexity.

smartsim.org.uk

License:GNU General Public License v3.0


Languages

Language:C 75.1%Language:Vala 12.0%Language:Shell 7.2%Language:Makefile 5.7%Language:M4 0.0%