Eymen Ünay's repositories

Building-Logic-Gates

The schematic, layout, LVS & DRC checks of the layout and parasitic extraction of 3 input NAND and 2 input NOR

Language:PythonStargazers:3Issues:1Issues:0

riscv-cocotb

Unit testing with Python for agile RISC-V core development based on Cocotb

Language:VerilogStargazers:2Issues:1Issues:0
Language:VerilogStargazers:2Issues:0Issues:0

Template-Latex-ITU-GradProject

LaTeX Template of Istanbul Technical University Graduation Project

Language:TeXStargazers:2Issues:0Issues:0

ALU

A fast ALU design for RISC-V hardware

Language:VerilogStargazers:1Issues:2Issues:0

QuicksortFileProject

Sorting a file with quicksort

Language:C++Stargazers:1Issues:1Issues:0
Language:CStargazers:1Issues:0Issues:0
Language:PythonStargazers:1Issues:0Issues:0

Ibex_ASCON

ISA extension of Ibex core for ASCON lightweight cryptography algorithm

Language:VHDLStargazers:0Issues:0Issues:1

llvm-project

The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.

License:NOASSERTIONStargazers:0Issues:0Issues:0

Miller-Opamp

Miller Opamp designed with Open Source tools and PDK (Xschem, Skywater PDK)

Stargazers:0Issues:1Issues:0
Language:LuaStargazers:0Issues:1Issues:0

OCPA

Accelerating Convolutional Neural Network by Exploiting Sparsity on GPUs

Language:Jupyter NotebookStargazers:0Issues:0Issues:0
Language:LLVMStargazers:0Issues:1Issues:2

abi-aa

Application Binary Interface for the Arm® Architecture

Language:HTMLLicense:NOASSERTIONStargazers:0Issues:0Issues:0

chipyard

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Language:ScalaLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

CourseLabelExtension

Browser Extension for Ninova

Language:JavaScriptLicense:MITStargazers:0Issues:0Issues:0

dwm

My dwm setup

Language:CLicense:MITStargazers:0Issues:1Issues:0

gnuradio

GNU Radio – the Free and Open Software Radio Ecosystem

Language:C++License:GPL-3.0Stargazers:0Issues:0Issues:0

heir

A compiler for homomorphic encryption

Language:C++License:Apache-2.0Stargazers:0Issues:0Issues:0

jitlink-aarch32-testsuite

A collection of simple tests for execution testing on an AArch32 device

Language:PythonStargazers:0Issues:1Issues:0

L2R_Exp

Hardware implementation of "Left to Right Exponentiation" algorithm.

Language:VerilogStargazers:0Issues:1Issues:0

llm.c

LLM training in simple, raw C/CUDA

Language:CudaLicense:MITStargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0

Memory_Units

Instruction, Data Mem. and Regfile

Language:VerilogStargazers:0Issues:0Issues:0

StreamStatistics

Algorithmically efficient processing of a stream of data using enhanced data structures

Language:C++Stargazers:0Issues:1Issues:0

WallaceMultiplier

Wallace Tree Multiplier for 16 bit inputs

Language:VerilogStargazers:0Issues:1Issues:0

xdsl

A Python Compiler Design Toolkit

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0