eslamHegazy / Assignment1

Designing a counter to count from 0 to 59 using VHDL to be installed on Altera DE10-Lite

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

This repository is not active

About

Designing a counter to count from 0 to 59 using VHDL to be installed on Altera DE10-Lite


Languages

Language:VHDL 99.9%Language:HTML 0.0%Language:Stata 0.0%Language:Mathematica 0.0%Language:Standard ML 0.0%Language:Scheme 0.0%