embedded-explorer's repositories

Open-Source-RTL-Design

This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop

Language:VerilogStargazers:27Issues:1Issues:0

Zynq7000-Video-Interfacing

This repository documents Interfacing HDMI and VGA with Pynq Z2 Board using Vivado block design and RTL.

Language:CStargazers:7Issues:1Issues:0

VHDL-Learning

This repository documents learing of VHDL from various resources

Language:VHDLStargazers:4Issues:1Issues:0

Verilog-Learning

This repo documents the learning of verilog HDL from various resources

Language:VerilogStargazers:3Issues:1Issues:0

Exploring-C

Documenting the journey of exploring C Programming Language

Language:CStargazers:1Issues:1Issues:0

prjxray

Documenting the Xilinx 7-series bit-stream format.

Language:PythonLicense:ISCStargazers:1Issues:0Issues:0
Language:AssemblyStargazers:1Issues:1Issues:0

Arty-S7

Projects Created During 7 Ways to Leave Your Spartan 6 Challenge by element14

Language:TclStargazers:0Issues:1Issues:0

System-Verilog-Learning

System-Verilog Design Examples along with Complete Verification Environment

Language:SystemVerilogStargazers:0Issues:1Issues:0

UART-Implementation

Documents implementation of UART Controller using System-Verilog and Testing using Arty-S7 FPGA

Language:SystemVerilogStargazers:0Issues:1Issues:0

embedded-explorer

Config files for my GitHub profile.

Stargazers:0Issues:1Issues:0

Exploring-SystemC

This repository documents the journey of learning systemC

Language:CStargazers:0Issues:1Issues:0

RTL2GDS-Flow

Exploring RTL to GDS Flow in VLSI

Stargazers:0Issues:1Issues:0

UVM_Learning

Documenting Journey of Exploring UVM

Language:SystemVerilogStargazers:0Issues:0Issues:0