Abel 's repositories

avsdpll_3v3

Analog IP of On-chip clock multiplier (PLL) using the OSU 180nm technology

Language:VerilogLicense:GPL-3.0Stargazers:4Issues:0Issues:0

Wayback-Machine-Uploader

Script for saving and archiving webpages using wayback machine.

Language:ShellStargazers:1Issues:0Issues:0
Stargazers:0Issues:0Issues:0
Language:AGS ScriptLicense:GPL-3.0Stargazers:0Issues:0Issues:0

awesome-hdl

Hardware Description Languages

Stargazers:0Issues:0Issues:0

awesome-open-hardware-verification

A List of Free and Open Source Hardware Verification Tools and Frameworks

License:MITStargazers:0Issues:0Issues:0

awesome-riscv

😎 A curated list of awesome RISC-V implementations

Stargazers:0Issues:0Issues:0

CppND-Capstone-Snake-Game

A 2D Snake game using C++ and SDL

Language:C++Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

CppND-Program-a-Concurrent-Traffic-Simulation

The final project for the Udacity C++ Nanodegree Concurrency course

Language:C++Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0

CppND-System-Monitor

Student repository for the CppND OOP course project

Language:C++License:MITStargazers:0Issues:0Issues:0

fpga_workshop_collaterals

Input files and commands needed for the workshop, sorted daywise

Stargazers:0Issues:0Issues:0
License:MITStargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

learn-fpga

Learning FPGA, yosys, nextpnr, and RISC-V

License:BSD-3-ClauseStargazers:0Issues:0Issues:0

mundana-theme-jekyll

Mundana is a free Jekyll theme, Medium styled.

Stargazers:0Issues:0Issues:0

open-fpga-verilog-tutorial

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

License:GPL-2.0Stargazers:0Issues:0Issues:0
Language:HTMLStargazers:0Issues:0Issues:0
License:GPL-3.0Stargazers:0Issues:0Issues:0

RISCV-FiveStage

Marginally better than redstone

License:Apache-2.0Stargazers:0Issues:0Issues:0

starter-telegram-bot

Cyclic starter telegram bot

License:MITStargazers:0Issues:0Issues:0

SunnySideApp

A simple to do application with dual functionality.

Language:JavaStargazers:0Issues:0Issues:0

tree-sitter-verilog

Verilog grammar for tree-sitter

License:MITStargazers:0Issues:0Issues:0

V2SV

Verilog to SystemVerilog conversion

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

vcd

Value Change Dump (VCD) parser

Language:JavaScriptLicense:MITStargazers:0Issues:0Issues:0

YARPOSE.ML-Electronics

A Full open-source/Full with Python/ interactive course for all who like to know "What is electronics?" from scratch to basic applications.

Stargazers:0Issues:0Issues:0