ecilasun

Engin Cilasun's repositories

A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board

Language:SystemVerilogNOASSERTION26 20

A tiny system built on a small QMTECH board

Language:C++1900

Latest in the line of the E32 processors with better/generic cache placement

Language:SystemVerilog10 10

Fourth iteration of the Neko series of SoC

Language:SystemVerilogMIT7 2 1

A custom tool to dump riscv elf binaries and upload raw files through COM4 to the test SoC

Language:C++NOASSERTION6 40

E32 is a minimal RISC-V implementation (rv32i) with a built-in UART, and 64KBytes of block RAM.

Language:SystemVerilog5 20

Files for each part of the article

Language:SystemVerilog5 10

Third generation of the Neko SoC

Language:SystemVerilog3 10

Pipelined version of the E32 RISC-V system

Language:SystemVerilog2 10

Assembler / Emulator for Project Neko

Language:C1 10

Port of E32 to Digilent Nexsys Video board with additional features

Language:SystemVerilog1 10

Some QMTECH board files and bits

Language:Tcl010

Config files for my GitHub profile.

010

Expansion board for QMTECH A7 200T core board

Language:HTMLMIT010

A tool to generate simple BVH8 structures out of raw triangles

Language:CMIT010