dragon86yq

dragon86yq

Geek Repo

Company:fiberhome

Location:china ,hubei, wuhan

Github PK Tool:Github PK Tool

dragon86yq's starred repositories

YoutubeDownloader

Downloads videos and playlists from YouTube

Language:C#License:MITStargazers:8468Issues:0Issues:0
Stargazers:19Issues:0Issues:0

ASIC-Design-Roadmap

The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.

Language:VerilogLicense:MITStargazers:230Issues:0Issues:0

awesome-chatgpt

⚡ Everything about ChatGPT

License:CC0-1.0Stargazers:1841Issues:0Issues:0

weekly

科技爱好者周刊,每周五发布

Stargazers:46745Issues:0Issues:0

oh

Verilog library for ASIC and FPGA designers

Language:VerilogLicense:MITStargazers:1162Issues:0Issues:0

mind-hack

打造超人思維

Language:RubyStargazers:263Issues:0Issues:0

Learning-Perl-Sample-Files

Extra files for use with Learning Perl

Language:PerlStargazers:78Issues:0Issues:0

OpenSERDES

Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.

Language:VerilogLicense:GPL-3.0Stargazers:137Issues:0Issues:0

riffa

The RIFFA development repository

Language:VerilogLicense:NOASSERTIONStargazers:765Issues:0Issues:0

core_ddr3_controller

A DDR3 memory controller in Verilog for various FPGAs

Language:VerilogStargazers:349Issues:0Issues:0

pcie5_phy

PCIE 5.0 Graduation project (Verification Team)

Language:VerilogStargazers:53Issues:0Issues:0

LowPower

Various low power labs using sky130

Language:VerilogStargazers:10Issues:0Issues:0

usb3_pipe

USB3 PIPE interface for Xilinx 7-Series

Language:VerilogLicense:BSD-2-ClauseStargazers:197Issues:0Issues:0

daisho

SuperSpeed USB 3.0 FPGA platform

Language:EagleStargazers:253Issues:0Issues:0

usbcorev

A full-speed device-side USB peripheral core written in Verilog.

Language:VerilogLicense:NOASSERTIONStargazers:207Issues:0Issues:0

daisho

Test of the USB3 IP Core from Daisho on a Xilinx device

Language:VerilogStargazers:83Issues:0Issues:0

CSBook

计算机类常用电子书整理,并且附带下载链接,包括Java,Python,Linux,Go,C,C++,数据结构与算法,人工智能,计算机基础,面试,设计模式,数据库,前端等书籍

Stargazers:4307Issues:0Issues:0

free-programming-books-zh_CN

:books: 免费的计算机编程类中文书籍,欢迎投稿

License:GPL-3.0Stargazers:111335Issues:0Issues:0

learn-vim

Learning Vim. A Hands-On Tutorial of Vim.

Language:Vim ScriptLicense:CC0-1.0Stargazers:1682Issues:0Issues:0

tigervnc

High performance, multi-platform VNC client and server

Language:C++License:GPL-2.0Stargazers:5083Issues:0Issues:0

drawio-desktop

Official electron build of draw.io

Language:JavaScriptLicense:Apache-2.0Stargazers:50047Issues:0Issues:0

FPGAandImage

image processing based FPGA

Language:VHDLLicense:GPL-3.0Stargazers:95Issues:0Issues:0

FPGAandLAN

FPGAandLAN

Language:VHDLStargazers:24Issues:0Issues:0

Learn-Vim_zh_cn

聪明地学习Vim

Stargazers:2434Issues:0Issues:0

DisplayPort_Verilog

A Verilog implementation of DisplayPort protocol for FPGAs

Language:VerilogLicense:MITStargazers:230Issues:0Issues:0

CNN-FPGA

使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用

Language:VerilogLicense:MITStargazers:482Issues:0Issues:0

cores

Various HDL (Verilog) IP Cores

Language:VerilogStargazers:687Issues:0Issues:0

corundum

Open source FPGA-based NIC and platform for in-network compute

Language:VerilogLicense:NOASSERTIONStargazers:1651Issues:0Issues:0

arl

lists of most popular repositories for most favoured programming languages (according to StackOverflow)

Language:PythonStargazers:1929Issues:0Issues:0