Darryl Miles (dlmiles)

dlmiles

Geek Repo

Location:United Kingdom

Github PK Tool:Github PK Tool

Darryl Miles's repositories

test-gha-builder001

Test GHA Project Builder

Language:KotlinLicense:Apache-2.0Stargazers:0Issues:0Issues:0

magic

Magic VLSI Layout Tool

License:NOASSERTIONStargazers:0Issues:0Issues:0

tt07-schmitt-playground

Analogue Mux-inside-Mux with Schmitt Playground

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt06-poc-fskmodem-hdlctrx

FSK Modem w/ HDLC + UART

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt06-muldiv8

TinyTapeout Multiply/Divide Unit

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt06-muldiv8-sky130faha

TinyTapeout Multiply/Divide Unit (sky130+fa+ha)

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tinytapeout-06

Tiny Tapeout 06

License:Apache-2.0Stargazers:0Issues:0Issues:0

tinytapeout-06-sources

Source code for all OpenLane Tiny Tapeout 6 projects + GitHub action to reharden

Language:VerilogStargazers:0Issues:0Issues:0

gradle-xjc-plugin

A Gradle plugin to run the XJC binding compiler during a build

Language:KotlinLicense:MITStargazers:3Issues:0Issues:0

java-schema-ipxact

IP-XACT(tm) JAXB consumable Schema for Java

Language:HTMLLicense:NOASSERTIONStargazers:0Issues:0Issues:0

OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Language:VerilogLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

OpenLane

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt04-muldiv4

TinyTapeout Multiply/Divide Unit

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt-gds-action

Tiny Tapeout GDS Action (using OpenLane)

Language:ShellLicense:Apache-2.0Stargazers:0Issues:0Issues:0

gtkwave

GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing.

Language:CLicense:GPL-2.0Stargazers:0Issues:0Issues:0

gradle-testsets-plugin

A plugin for the Gradle build system that allows specifying test sets (like integration or acceptance tests).

Language:KotlinLicense:MITStargazers:0Issues:0Issues:0
Language:CLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt05-i2c-bert

I2C Bit Error Rate Test

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt05-7seg-mux-transpose

TT02 Wokwi 7seg remake (MUX transposed)

Language:TclLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt04-poc-usbdev

TT04 PoC USB Device

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

tt-support-tools

tools used by project repos to test configuration, generate OpenLane run summaries and documentation

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0

SpinalDoc-RTD

The sources of the online SpinalHDL doc

Language:PythonLicense:CC0-1.0Stargazers:0Issues:0Issues:0

tt05-alu4

ALU unit (4-bit ~19 ops, 66 cells)

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt05-muldiv6

TinyTapeout Multiply/Divide Unit

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:ShellLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt03-dlmiles-spinalhdl-uart

SpinalHDL UART Rx Example

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

SpinalHDL

Scala based HDL

Language:ScalaLicense:NOASSERTIONStargazers:0Issues:0Issues:0

tinytapeout-03p5

Tiny Tapeout 3.5 (experimental)

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt03p5-sram-poc

SRAM PoC for Tiny Tapeout 03p5

License:Apache-2.0Stargazers:0Issues:0Issues:0

constructor

tool for creating installers from conda packages

License:NOASSERTIONStargazers:0Issues:0Issues:0