disdi's repositories

License:MITStargazers:1Issues:0Issues:0

proposal

Project proposal

License:MITStargazers:1Issues:1Issues:0

Smoke

Simple 2D smoke system

Language:C++License:MITStargazers:1Issues:0Issues:0

Adaptive-AUTOSAR

Adaptive Runtime AUTOSAR Linux Simulator

Language:C++License:MITStargazers:0Issues:0Issues:0
Language:JavaScriptStargazers:0Issues:1Issues:0

buildroot

Buildroot, making embedded Linux easy. Note that this is not the official repository, but only a mirror. The official Git repository is at http://git.buildroot.net/buildroot/. Do not open issues or file pull requests here.

Language:MakefileLicense:NOASSERTIONStargazers:0Issues:0Issues:0
License:MITStargazers:0Issues:0Issues:0

ctucan_migen_wb_wrapper

CTUCAN Migen Wishbone wrapper

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0

ctucanfd_ip_core

CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:HTMLLicense:MITStargazers:0Issues:0Issues:0

cv-with-latex

My CV with Latex based on Awesome CV

Language:TeXStargazers:0Issues:0Issues:0

disdi

Config files for my GitHub profile.

Stargazers:0Issues:1Issues:0

germanbook

German Book

License:NOASSERTIONStargazers:0Issues:0Issues:0

ipyxact

Python-based IP-XACT parser

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

katacoda-scenarios

Katacoda Scenarios

Stargazers:0Issues:1Issues:0
Language:PythonStargazers:0Issues:1Issues:0
Language:TypeScriptLicense:MITStargazers:0Issues:1Issues:0

linux-on-litex-vexriscv

Linux on LiteX-VexRiscv

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0
License:MITStargazers:0Issues:0Issues:0

litex

Build your hardware, easily!

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

litex-boards

LiteX boards files

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
Language:CLicense:MITStargazers:0Issues:0Issues:0

nanomq

An ultra-lightweight and blazing-fast Messaging broker/bus for IoT edge & SDV

Language:CLicense:MITStargazers:0Issues:0Issues:0
License:MITStargazers:0Issues:0Issues:0

OpenXC7-LiteX

Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces

Language:MakefileLicense:NOASSERTIONStargazers:0Issues:0Issues:0

Reg_Map_Gen

Register map generator for VHDL digital designs and Embedded Systems.

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0

rtd-github-pages

Fork-ready base for your project's documentation using Sphinx + Read the Docs on GitHub Pages

Language:PythonLicense:GPL-3.0Stargazers:0Issues:0Issues:0

tiptop

:desktop_computer: Command-line system monitoring

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

XCPlite

Fork of Vector XCPlite

Language:CLicense:MITStargazers:0Issues:0Issues:0