Kirito's repositories

kalman_mppt

mppt algorithm using kalman filter in VHDL

Language:VHDLLicense:GPL-2.0Stargazers:8Issues:3Issues:0

fuzzy_kalman_mppt

The project tries to implement a novel approach to track maximum power point of a solar PV module. The idea is to use fuzzy logic and develop Kalman filter algorithm according to it to enhance the stability of the outcoming power from a solar PV module. The project uses VHDL and the code is tested on Altera Cyclone 2 family device EP2C20F484C7. Presently, code has been written using behavorial and structural modelling and a layout of the design is made. The code is working perfectly for single round, however for a continuous approach, a lot of timing related problems are being faced. Testbench code is written for individual layers of the design to experiment with and find solutions. Feel free to notify changes anywhere. Any kind of help with the scheduling is highly appreciated. Thank you.

Language:VHDLLicense:MITStargazers:4Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

FPLA

A mini field programmable logic array in vhdl

Language:VHDLStargazers:1Issues:0Issues:0

hdl

HDL libraries and projects

Language:VerilogLicense:NOASSERTIONStargazers:1Issues:0Issues:0

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Language:VerilogStargazers:1Issues:0Issues:0

Python

All Algorithms implemented in Python

Language:PythonLicense:MITStargazers:1Issues:0Issues:0

raven-picorv32

Silicon-validated SoC implementation of the PicoSoc/PicoRV32

Language:VerilogLicense:NOASSERTIONStargazers:1Issues:0Issues:0

systemv_scripts

Some basic system verilog scripts from asic world

Language:SystemVerilogStargazers:1Issues:0Issues:0

Traffic_Control

A simple traffic light control system

Language:VerilogStargazers:1Issues:0Issues:0

vsdflow

VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic.

Language:VerilogStargazers:1Issues:0Issues:0

algorithms

This repository contains various algorithms programmed using Perl.

Language:PerlLicense:MITStargazers:0Issues:0Issues:0

amazon-freertos

IoT operating system for microcontrollers.

Language:CLicense:MITStargazers:0Issues:0Issues:0

bash_scripts

Some simple useful bash scripts

Language:ShellStargazers:0Issues:0Issues:0
License:NOASSERTIONStargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0

casual

some perl scripts

Language:PerlLicense:GPL-2.0Stargazers:0Issues:0Issues:0

custom_uvm_report_server

Customized UVM Report Server

License:Apache-2.0Stargazers:0Issues:0Issues:0

deeplearning-models

A collection of various deep learning architectures, models, and tips

Language:Jupyter NotebookLicense:MITStargazers:0Issues:0Issues:0

DiracDeltaNet

PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0

eagle

Custom scripts and libraries for Eagle PCB

Language:PythonStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

perceptron

classification of data into two sets using a single perceptron

Language:PerlStargazers:0Issues:0Issues:0

PipeCNN

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

Language:C++License:Apache-2.0Stargazers:0Issues:0Issues:0

PlotNeuralNet

Latex code for making neural networks diagrams

Language:TeXLicense:MITStargazers:0Issues:0Issues:0

SDSoC-Tutorials

SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials

Language:C++Stargazers:0Issues:0Issues:0

spooNN

FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)

Language:Jupyter NotebookLicense:AGPL-3.0Stargazers:0Issues:0Issues:0

tensorflow

An Open Source Machine Learning Framework for Everyone

Language:C++License:Apache-2.0Stargazers:0Issues:0Issues:0

the-art-of-command-line

Master the command line, in one page

Stargazers:0Issues:0Issues:0

yosys

Yosys Open SYnthesis Suite

Language:C++License:ISCStargazers:0Issues:0Issues:0