diadatp's repositories

mips_cpu

A implementation of a 32-bit single cycle MIPS processor in Verilog.

Language:VerilogLicense:MITStargazers:19Issues:2Issues:0

sky130_rf_tools

Guides and templates for using open source RF design tools with the SkyWater SKY130 process.

Language:MATLABLicense:Apache-2.0Stargazers:17Issues:3Issues:1
Language:VerilogLicense:Apache-2.0Stargazers:3Issues:2Issues:0

openPCells

A collection of parametric cells (PCells) for analog integrated circuits

Language:CLicense:GPL-3.0Stargazers:1Issues:1Issues:0

asciinema-player

Web player for terminal session recordings

Language:JavaScriptStargazers:0Issues:1Issues:0

caravel_hanging_fork

Caravel is a standard prototyping platform to be used by IP/IC developers

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:HTMLStargazers:0Issues:2Issues:0

gds2obj

Convert GDSII to Wavefront OBJ.

Language:HTMLLicense:Apache-2.0Stargazers:0Issues:0Issues:0

GDS3D

GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input data. Along with the layout file, it requires a so called process definition file which contains the 3D parameters of the process being used. These files combined allow the program to create a 3D representation of the layout, where the user has full, real time control over the camera position and angle, much like in a 3D video game. An other repo (https://github.com/skuep/GDS3D) as the same source and add few improvement like compression with server/client process. This release add two major feature with are assembly and export 3D model for GMSH. Assembly: this mean it’s possible to merge multi GDS (with different technologies) I also try to improve net highlight.

Language:C++License:GPL-2.0Stargazers:0Issues:1Issues:0
Language:OpenSCADLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

gow

GOW - stream games (and GUI) over Docker

Language:ShellLicense:MITStargazers:0Issues:1Issues:0

luci

LuCI - OpenWrt Configuration Interface

License:Apache-2.0Stargazers:0Issues:0Issues:0

nixpkgs

Nix Packages collection & NixOS

License:MITStargazers:0Issues:0Issues:0
Language:PythonLicense:Apache-2.0Stargazers:0Issues:1Issues:0

openlane

OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Language:VerilogLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

OpenROAD-flow-scripts

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

License:NOASSERTIONStargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

Silice

Silice is an open source language that simplifies writing algorithms fully exploiting FPGA architectures.

License:AGPL-3.0Stargazers:0Issues:0Issues:0
Language:NixLicense:Apache-2.0Stargazers:0Issues:0Issues:0

skywater-pdk

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:2Issues:0
License:AGPL-3.0Stargazers:0Issues:2Issues:0

sunshine

Host for Moonlight Streaming Client

Language:C++License:GPL-3.0Stargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

Understanding-ACeP-Tecnology

A journey towards driving full-color e-Paper displays

Language:C++License:GPL-3.0Stargazers:0Issues:1Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

wgbench

Stupidly simple wireguard benchmark tool

Language:ShellStargazers:0Issues:0Issues:0