deoregaurav92

3-Stage-Pipelined-Half-precision-Floating-Point-Adder

Parallel-to-Serial-Interface-using-Asynch-FIFO-

Low Power parallel to serial interface using asynchronous FIFO

Data-Aquisation-System-using-CAN-Protocol

Five-stage-32-bit-MIPS-architecture-

Python_Practice

Practicing Python Coding

SystemVerilog_Coding_Practice

Verilog_Coding_Practice

VHDL_Coding_Practice