Geek Repo
followers
following
stars
Github PK Tool:Github PK Tool
I created an arithmetic logic unit in Verilog for a Digital Systems class
I created a 32 register system with 32 bits per register