ckckck1373 / EE2230_Digital_Logic_Design

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

EE2230

Logic Design Laboratory

Course Information

  • Course Number : EE-2230
  • Course Title : Logic Design Laboratory
  • Instructor : Prof. Hsi-Pin Ma
  • Year : 2019 Spring

Lab

Lab1 : Verilog HDL

  • 1-1 - Full Adder()
  • 1-2 - Single Digit Decimal Adder
  • 1-3 - (Bonus) - 3-to-8-line decoder

Lab2 : FPGA Emulation

  • 2-1 - Full Adder(Same as 1-1)
  • 2-2 - BCD to 7-Segment Display Decoder
  • 2-3 - (Bonus) - 4-bit Unsigned Number Comparator

Lab3 : Counter and Shift Registers Ⅰ

  • Prelab - 4-bit Synchronous Binary Up Counter
  • Prelab - Eight DFFs shift register
  • 3-1 - Freq. Divider (1/227 Hz)
  • 3-2 - Freq. Divider (1 Hz)
  • 3-3 - 4-bit Synchronous Binary Up Counter (Same as Prelab3-1)
  • 3-4 - (Bonus) - NTHUEE shifter

Lab4 : Counter and Shift Registers ⅠⅠ

  • 4-1 - 4-bit Synchronous Binary Up Counter with 1Hz
  • 4-2 - Single Digit BCD up counter
  • 4-3 - Single Digit BCD down counter
  • 4-4 - (Bonus) - 30s Count Down timer (stop at 00)

Lab5 : Timers

  • Prelab - Pause/Start Function
  • 5-1 - 30s Down Counter with Pause Function
  • 5-2 - 30s Down Counter with Pause Function (with only one Button)
  • 5-3 - (Bonus) - Multi-Function Timer

Lab6 : Electronic Clock Ⅰ (Time Display)

  • 6-1 - 24-Hour(AM/PM)
  • 6-2 - Date
  • 6-3 - (Bonus) - Leap Year

Lab7 : Electronic Clock ⅠⅠ (Multi-functions)

  • 7-1 - Stopwatch
  • 7-2 - Timer
  • 7-3 - (Bonus) - Stopwatch & Timer

Lab8 : Speaker

  • 8-1 - Audio-data Parallel-to-Serial Module
  • 8-2 - Speaker Control

Lab9 : Keyboard (Calculator)

  • 9-1 - Keyboard
  • 9-2 - Single Digit Decimal Adder
  • 9-3 - Two-Digit Decimal Adder/Subtractor/Multiplier
  • 9-4 - "Caps"

Lab10 : Electronic Organ

  • 10-1 - Notes
  • 10-2 - Electronic Organ
  • 10-3 - (Bonus) - Double Tones by Separate Left and Right Channels

Lab11 : VGA

About


Languages

Language:Verilog 100.0%