Giters

chipsalliance / f4pga

FOSS Flow For FPGA

Home Page:https://f4pga.org

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

F4PGA missing XADC and DNA primitives for Artix 7

AEW2015 opened this issue · comments

commented

LiteX F4PGA issue
LiteX command:

!/content/litex-boards/litex_boards/targets/digilent_arty.py --toolchain=symbiflow --cpu-type=vexriscv --sys-clk-freq 80e6 --output-dir build/vexriscv/arty_35 --variant a7-35 --build

LiteX code

 # DNA --------------------------------------------------------------------------------------
        self.submodules.dna = DNA()
        self.dna.add_timing_constraints(platform, sys_clk_freq, self.crg.cd_sys.clk)

F4PGA Error message:

[ERROR]: vpr non-zero return code.
stderr:
Error 1: 
Type: Blif file
File: /content/arty_litex/build/vexriscv/arty_35/gateware/digilent_arty.eblif
Line: 183460
Message: Failed to find matching architecture model for 'DNA_PORT'

LiteX code

  # XADC -------------------------------------------------------------------------------------
        self.submodules.xadc = XADC()

F4PGA Error message:

[ERROR]: vpr non-zero return code.
stderr:
Error 1: 
Type: Blif file
File: /content/arty_litex/build/vexriscv/arty_35/gateware/digilent_arty.eblif
Line: 185895
Message: Failed to find matching architecture model for 'XADC'
commented

XADC and DNA primitives are not supported yet. Contributions are welcome, though. See f4pga/prjxray and f4pga/f4pga-arch-defs.