Proof-of-concept: Use static variables inside SystemVerilog functions to communicate between modules
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool