car-radio

car-radio

Geek Repo

0

followers

0

following

Github PK Tool:Github PK Tool

car-radio's starred repositories

Tic-Tac-Toe-Game-using-Altera-DE2-115-board

The tic tac toe is a fun game that is played between two players. In this project Altera DE2 and VGA monitor at 640X480 pixel resolution is used. The standard game of tic tac toe consists of nine empty squares as illustrate in the figure 1 that players may mark with zero (0) and cross(X) to designate it to be their box. I use red and green boxes instead of using 0 and X to differentiate two players. Player 1 use red box and player 2 use green box to mark the specific location of the tic tac board.

Language:VHDLStargazers:4Issues:0Issues:0

Audio-Synthesizer

We intend to create an audio synthesizer. The sound will be sent out through line out or headphone jacks on the Altera board. We will start out simple and add to it as time permits. To begin with, we will get different notes played when different buttons are pressed on the board. The switches could be used to change pitch so the 4 buttons on the board can be used for more than 4 notes. Then, we can try creating more than just simple notes. We can add filters, possibly use line in or mic input, and so on. If we have a lot of extra time, we can try creating a MIDI file interpreter instead of using buttons as input. Then, we could try different input methods. That could include taking apart an old electric mini­keyboard and wiring it to inputs on the board, or any number of other possibilities.

Language:VHDLStargazers:1Issues:0Issues:0

audio-synthesizer

Copy of old FPGA audio synthesizer project for DE2 development board

Language:VHDLLicense:MITStargazers:8Issues:0Issues:0

Altera-DE2-DigitalPiano

A digital piano based on the DE2-115 FPGA

Language:VerilogLicense:MITStargazers:2Issues:0Issues:0

Face-Detection-on-FPGA

This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.

Stargazers:40Issues:0Issues:0

FFTVisualizer

This project demonstrates DSP capabilities of Terasic DE2-115

Language:VerilogStargazers:26Issues:0Issues:0

vscode-vhdl-support

VHDL support for VS Code

Language:ShellLicense:MITStargazers:8Issues:0Issues:0