Calin Tenitchi's repositories

bam

toy game for ESP32-2432S028R a.k.a. cheap-yellow-display (CYD) using visual code with platformio on arduino platform

Language:C++Stargazers:6Issues:1Issues:0

tang-nano-9k--riscv--cache-psram

RISC-V implementation of rv32i for FPGA board Tang Nano 9K utilizing on-board burst PSRAM and flash

Language:VerilogStargazers:6Issues:0Issues:0

platformio-bam

toy game for JC4827W543R and ESP32-2432S028R using visual code and platformio

Language:C++Stargazers:5Issues:1Issues:0
Language:VerilogStargazers:2Issues:0Issues:0

JC4827W543R

toy game for JC4827W543R and ESP32-2432S028R using visual code and platformio

Language:C++Stargazers:1Issues:1Issues:0

tang-nano-9k--riscv

experiments with simple CPU design

Language:VerilogStargazers:1Issues:0Issues:0

zen-x

experimental retro 16 bit cpu written in verilog xilinx vivado intended for fpga Cmod S7 from Digilent

Language:VerilogStargazers:1Issues:0Issues:0

osca

experimental minimal X11 desktop environment

Language:CStargazers:0Issues:0Issues:0

pczero

experiments with bootable image of x86 and protected mode 32 bit code for the i386 platform written in assembler and c++ contains: * minimal assembler kernel supporting preemptive multitasking (1 KB) * sample toy application of a 2d game engine

Language:C++Stargazers:0Issues:1Issues:0

zen-one

experimental retro 16 bit cpu written in verilog xilinx vivado intended for fpga cmod s7 from digilent

Language:VerilogStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

Arduino_GFX

Arduino GFX developing for various color displays and various data bus interfaces

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

calint

Config files for my GitHub profile.

Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0

glos

experimental 3d multiplayer game framework using simple data layer 2 and opengl es3 in c++ 23

Language:C++Stargazers:0Issues:0Issues:0

riscv

experiments implementing a risc-v cpu to gain experience with verilog and minimalistic cpu design

Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0

znxcr

experimental retro 16 bit cpu written in verilog xilinx vivado intended for fpga Cmod S7 from Digilent

Language:VerilogStargazers:0Issues:0Issues:0