Bruce Hoult (brucehoult)

brucehoult

Geek Repo

Location:Kerikeri, New Zealand

Home Page:http://hoult.org/bruce

Github PK Tool:Github PK Tool

Bruce Hoult's repositories

rvv_example

Simple demonstration of using the RISC-V Vector extension

Language:AssemblyStargazers:31Issues:4Issues:0

SimpleVM

Sample code for Virtualization framework

Language:SwiftLicense:Apache-2.0Stargazers:22Issues:1Issues:0

riscv-gnu-toolchain

GNU toolchain for RISC-V, including GCC

Language:CLicense:NOASSERTIONStargazers:11Issues:2Issues:0
Language:CStargazers:8Issues:1Issues:0

rvv-examples-nibrunie

Example of RISC-V Vector programming

Language:CStargazers:1Issues:1Issues:0

arduino-6502ctl

Arduino 6502 Controller

Language:CLicense:MITStargazers:0Issues:1Issues:0

binutils-gdb-dual-rvv

Work on dual RVV version handling assembler

License:GPL-2.0Stargazers:0Issues:0Issues:0

bronzebeard

Minimal assembler and ecosystem for bare-metal RISC-V development

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

d1_build

Debian disk image builder for the Sipeed Lichee RV Risc-v Single Board Computer

Language:CLicense:GPL-3.0Stargazers:0Issues:1Issues:0

dotnet_runtime

.NET is a cross-platform runtime for cloud, mobile, desktop, and IoT apps.

Language:C#License:MITStargazers:0Issues:1Issues:0

FEX

A fast usermode x86 and x86-64 emulator for Arm64

Language:C++License:MITStargazers:0Issues:1Issues:0

git-imerge

Incremental merge for git

Language:PythonLicense:GPL-2.0Stargazers:0Issues:1Issues:0

lib6502

6502 microprocessor emulator; library and command line utility

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

libch32v

A simple Makefile based project for WCH's CHV32V range of RISCV uControllers

Language:CLicense:Apache-2.0Stargazers:0Issues:0Issues:0

lz4_rv32i_decode

LZ4 decoder in assembly for RiscV RV32IC

Language:AssemblyLicense:BSD-3-ClauseStargazers:0Issues:1Issues:0

riscv-asm-manual

RISC-V Assembly Programmer's Manual

License:CC-BY-4.0Stargazers:0Issues:1Issues:0

riscv-binutils-gdb

RISC-V backports for binutils-gdb. Development is done upstream at the FSF.

Language:CLicense:GPL-2.0Stargazers:0Issues:1Issues:0

riscv-bitmanip

Working draft of the proposed RISC-V Bitmanipulation extension

Language:MakefileLicense:CC-BY-4.0Stargazers:0Issues:1Issues:0

riscv-dejagnu

DejaGnu RISC-V port

Language:TeXLicense:GPL-3.0Stargazers:0Issues:1Issues:0

riscv-fibonacci

Recursive Fibonacci Benchmark running on RISC-V

Language:RubyLicense:MITStargazers:0Issues:0Issues:0
License:GPL-2.0Stargazers:0Issues:1Issues:0
Language:CLicense:GPL-2.0Stargazers:0Issues:2Issues:0

riscv-info

Information and Frequently Asked Questions about the RISC-V computer instruction set

Stargazers:0Issues:2Issues:0

riscv-isa-sim

Spike, a RISC-V ISA Simulator

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

riscv-newlib

RISC-V port of newlib

Language:CLicense:GPL-2.0Stargazers:0Issues:1Issues:0

riscv-qemu

QEMU with RISC-V (RV64G, RV32G) Emulation Support

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

riscv-ubuntu-docker

Run RISC-V development environment using docker

Language:AssemblyStargazers:0Issues:0Issues:0

riscv-v-spec

RISC-V V vector extension

Language:AssemblyLicense:CC-BY-4.0Stargazers:0Issues:1Issues:0

tbljal

Test implementation of tbljal-like facility using standard RV64I instructions

Language:AssemblyStargazers:0Issues:2Issues:0

werewolf

An example program in Dylan

Language:DylanStargazers:0Issues:2Issues:0