A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that generates primes and sums them up over an AXI memory interface.
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool
