Ting-An Cheng's repositories
CCU-Thesis-LaTeX-Template
Unofficial LaTeX templates for both master's thesis and doctoral dissertations at National Chung Cheng University. 國立中正大學碩博士論文LaTex模板
ADPLL
All Digital Phase-Locked Loop (ADPLL)
Language:Verilog000
000
anlit75.github.io
My Portfolio Website
Language:HTMLCC0-1.0000
000
HDLBits
Verilog practice and solutions on HDLBits website
Language:Verilog000
SV-TBLab
SystemVerilog Testbench Workshop Lab
Language:SystemVerilog000
tt05-4bits-ALU
This 4-bit ALU (Arithmetic Logic Unit) is a digital computation unit capable of executing 16 different operations.
Language:VerilogApache-2.0000
tt05-rule110
This project uses Verilog to create a 256-cell Rule 110 cellular automaton, which is a one-dimensional system that evolves according to a simple rule.
Language:VerilogApache-2.0000