This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool