Amr A. Gouhar (agorararmard)

agorararmard

Geek Repo

Company:Uber

Github PK Tool:Github PK Tool

Amr A. Gouhar's repositories

magic

Magic VLSI Layout Tool

Language:CLicense:NOASSERTIONStargazers:1Issues:1Issues:0

Network-Congestion-Resolver-Matlab

This is a car network congestion resolver coded in matlab

Language:MATLABStargazers:1Issues:2Issues:0

RCA-CLA-CSA-Signed-Unsigned-nxm-Multiplier

This is an implementation of some adders: Ripple Carry Adder, Carry Select Adder, and Carry Lookahead Adder. And nxm dynamic parallel multipliers: Signed, and Unsigned using Verilog

Language:VerilogStargazers:1Issues:2Issues:0

VDCS-Prototype-2

This is an experiment for milestone 2 using Go. Includes an implementation of circuit garbling and evaluation based on Yao's Garbled Circuit Protocol.

Language:GoStargazers:1Issues:2Issues:0

VDCS-Prototype-4

This prototype is focused on library development

Language:GoLicense:LGPL-3.0Stargazers:1Issues:3Issues:0

Aklny

This is a food ordering service website.

Language:CSSStargazers:0Issues:2Issues:0

ALU32-Optimized

This is an optimized version for an ALU coded in Verilog

Language:VerilogStargazers:0Issues:2Issues:0

caravel

Caravel is a standard prototyping platform to be used by IP/IC developers

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

caravel-1

Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

Dictionary-Cpp

This is a c++ implementation for python dictionary maintaining insertion order while having fast remove insert search access of an std::map

Language:C++Stargazers:0Issues:2Issues:0

I2C-Verilog

This is an I2C implementation using Verilog

Language:VerilogStargazers:0Issues:2Issues:0

MorphleLogic

Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

netgen

Netgen complete LVS tool for comparing SPICE or verilog netlists

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:1Issues:0

open_pdks

PDK installer for open-source EDA tools and toolchains. Distributed with a setup for the Google/SkyWater 130nm process.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:1Issues:0

openlane

OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

Own-Implementation-Neural-Network

This is an own implementation of a dynamic Neural Network coded in python

Language:Jupyter NotebookStargazers:0Issues:2Issues:0

P2P-FileSharing-TCP

This a Peer to Peer file sharing application build on top of TCP Communication

Language:C++Stargazers:0Issues:2Issues:0
Stargazers:0Issues:0Issues:0

Self-Navigating-Car-with-Track-Based-System

Designed and tested Car that self-navigates itself and stores its track which using the UART is inputted and drawn into a GUI. Or the user can draw the track into the GUI, it will be stored in the car which will move according to the track.

Language:VerilogStargazers:0Issues:0Issues:0

Simple-Integer-Machine

Simple Integer Machine Processor simulator using C++ and an object oriented design

Language:C++Stargazers:0Issues:2Issues:0

Simple-Integer-Machine-Part2

Simple Integer Machine Multiple-Processors simulator using C++ and an object oriented design

Language:C++Stargazers:0Issues:0Issues:0

skywater-pdk

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0

skywater-pdk-actions

GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk

Language:PythonLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

Sorted-Array

This is a sorted array showing basic understanding of c++ object oriented programming

Language:C++Stargazers:0Issues:0Issues:0

Sound-Steganography

This is a python code that performs sound steganography by concealing a sound message inside another audio file

Language:Jupyter NotebookStargazers:0Issues:1Issues:0

TritonRoute

UCSD Detailed Router

License:NOASSERTIONStargazers:0Issues:0Issues:0

VDCS-init-prototype

This is a sample prototype for an AND gate using one client and multi-server model of Yao's Garbled Circuit

Language:PythonStargazers:0Issues:3Issues:0
Language:GoLicense:LGPL-3.0Stargazers:0Issues:3Issues:0