abza1 / datapath-generator

Converts a behavioral netlist specification into a synthesizable Verilog datapath implementation

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

This repository is not active

About

Converts a behavioral netlist specification into a synthesizable Verilog datapath implementation


Languages

Language:C++ 100.0%