Saeid Abrazi's repositories
GPIO_Zynq7020
It is a simplified GPIO interrupt example for Xilinx ZYNQ FPGA.
myd-y7z010-projects
Vivado board files, constraints and projects for the MYIR MYD-Y7Z010 Dev board
Language:C000
Registry_GPIO_Zynq7020
Change the GPIO State with Registry.
Language:HTML000