Abraham Gonzalez (abejgonzalez)

abejgonzalez

Geek Repo

Company:University of California at Berkeley

Location:Berkeley, California

Home Page:abejgonzalez.github.io

Github PK Tool:Github PK Tool

Abraham Gonzalez's repositories

abejgonzalez.github.io

My personal webpage

Language:CSSStargazers:1Issues:0Issues:0

dotfiles

Configuration files for my Linux ecosystem

Language:LuaStargazers:1Issues:0Issues:0
Language:ScalaLicense:NOASSERTIONStargazers:1Issues:0Issues:0
Language:CLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0
Language:CLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

chisel-testers

Provides various testers for chisel users

Language:ScalaLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:2Issues:0
Language:VHDLStargazers:0Issues:2Issues:0
Language:MakefileStargazers:0Issues:0Issues:0

fleetbench

Benchmarking suite for Google workloads

License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:ScalaStargazers:0Issues:1Issues:0
Language:ShellStargazers:0Issues:2Issues:0
Language:ShellStargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0
Language:ScalaLicense:BSD-3-ClauseStargazers:0Issues:2Issues:0

riscv-boom

SonicBOOM: The Berkeley Out-of-Order Machine

Language:ScalaLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

riscv-isa-sim

Spike, a RISC-V ISA Simulator

License:NOASSERTIONStargazers:0Issues:0Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:2Issues:0
Language:ScalaStargazers:0Issues:0Issues:0

rocket-chip

Rocket Chip Generator

Language:ScalaLicense:NOASSERTIONStargazers:0Issues:1Issues:0
Language:ScalaLicense:NOASSERTIONStargazers:0Issues:2Issues:0

sifive-blocks

Common RTL blocks used in SiFive's projects

Language:ScalaLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:TeXStargazers:0Issues:1Issues:0
Language:PythonStargazers:0Issues:2Issues:0
Language:RoffLicense:MPL-2.0Stargazers:0Issues:2Issues:0
Stargazers:0Issues:0Issues:0
Language:SystemVerilogStargazers:0Issues:1Issues:0

Vitis_Accel_Examples

Vitis_Accel_Examples

Language:MakefileLicense:NOASSERTIONStargazers:0Issues:1Issues:0

XRT

Xilinx Run Time for FPGA

License:NOASSERTIONStargazers:0Issues:0Issues:0