Giters

Zhangyc0 / single_cycle_RISCV_CPU_Design-32bit

Verilog实现单周期非流水线32位RISCV指令集（45条）CPU

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

This repository is not active

About

Verilog实现单周期非流水线32位RISCV指令集（45条）CPU

Languages

Language:Verilog 52.6%Language:Tcl 44.7%Language:Jupyter Notebook 2.7%