YosysHQ / apicula

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

PLL unstable on tec0117

pepijndevos opened this issue · comments

I wanted to do some DSP stuff with the Digilent Pmod I2S2 plugged into the Trenz tec0117 board, but ran into issues where the PLL ran at a stuttery 2MHz instead of 25MHz.

In my pursuit of playing with the DSP I opted to select a I2S master clock close enough to the 12MHz USB clock to use that directly, and shelved this problem for later.

So far I've not done much of any debugging. It could be the PLL on the Trenz board is just untested, it could be incorrect configuration, it could be a faulty board, who knows.

Code: pepijndevos/ouisician2@2ee62b1

Compiled files, since this uses GHDL
speaker.zip

Master nextpnr-himbaechel received corrections, can you check if the situation has improved now?

#241