A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 16 (fp16).
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool
