An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC,包含一个简单且可扩展的外设总线。
Home Page:https://gitee.com/wangxuan95/USTC-RVSoC
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool