CPU-24bit This project models a 24 bit single-cycle CPU using Verilog. Authors Rinesa Zuzaku Tringa Baftiu Suhejla Hoxha Ylljete Kicaj