Tairycy

Tairycy

Geek Repo

Github PK Tool:Github PK Tool

Tairycy's repositories

sigma_delta_converters

Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components

Language:SystemVerilogStargazers:1Issues:0Issues:0
Language:Jupyter NotebookStargazers:0Issues:0Issues:0

Cardinal-NIC-and-Chip-Multiprocessor

Cardinal NIC and Chip Multiprocessor

Language:VerilogStargazers:0Issues:0Issues:0

Computer-Science-Textbooks

Collect some CS textbooks for learning.

Stargazers:0Issues:0Issues:0

CORDIC

Hardware and software CORDIC algorithm implementation

Language:PythonLicense:GPL-3.0Stargazers:0Issues:0Issues:0

Cycle-accurate-Eyeriss-model

A scalable Eyeriss model in SystemC.

Language:C++Stargazers:0Issues:0Issues:0

d2l-zh

《动手学深度学习》:面向中文读者、能运行、可讨论。中英文版被55个国家的300所大学用于教学。

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0

DSM_WITH_ECG

Verilog-A/AMS simulation model for a second order Delta-Sigma Modulator based on "Understanding Delta-Sigma Data Converters" by Richard Schreier. The input signal to the simulation model is an ECG data set.

License:MITStargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:1Issues:0

fp-aud-smartmic1

FP-AUD-SMARTMIC1 provides a firmware running on STM32 which acquires audio signals of four digital MEMS microphones, elaborates them by means of embedded DSP libraries and streams the processed audio to both an USB host and a loudspeaker connected to the relevant expansion board.

License:NOASSERTIONStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0

hardh264

A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:1Issues:0

Image-Denoising

This Contains Verilog Code for Image Denoising using Median Filtering

Stargazers:0Issues:0Issues:0
Language:SystemVerilogLicense:GPL-3.0Stargazers:0Issues:1Issues:0

isp-1

open cv software isp study

Language:C++Stargazers:0Issues:1Issues:0
Language:MATLABStargazers:0Issues:1Issues:0

isppipeline_Python

isppipeline_Python

Language:PythonStargazers:0Issues:0Issues:0

jelly

Original FPGA platform

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

LLVM_for_cpu0

This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.

Language:C++Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:1Issues:0
Language:C++License:GPL-3.0Stargazers:0Issues:0Issues:0

openISP

Image Signal Processor

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

python_howling_suppression

A Python example For Acoustic Howling Suppression

Language:PythonStargazers:0Issues:1Issues:0

Rasterix

OpenGL 1.x implementation for FPGAs

License:GPL-3.0Stargazers:0Issues:0Issues:0
Language:Jupyter NotebookStargazers:0Issues:0Issues:0
Language:C++License:BSD-3-ClauseStargazers:0Issues:0Issues:0

ruankao

目前全网最全面的2022年系统架构设计师(软考高级)备考资源库。仅供个人学习,请勿用于商业

License:MITStargazers:0Issues:0Issues:0

speech-enhancement-psr

Speech enhancement using Wiener filtering and pitch-synchronous STFT phase reconstruction

Language:MATLABStargazers:0Issues:1Issues:0

stockdb

Stock data collecting and analyzing

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

x-cube-memsmic1

X-CUBE-MEMSMIC1 provides examples running on STM32 for the acquisition of ST analog and digital MEMS microphones. It also includes an example of ultrasound condition monitoring (UltrasoundFFT). It exploits also the Performance Mode of the MP23DB01HP MEMS digital microphone available on the STEVAL-MIC006V1 board.

License:NOASSERTIONStargazers:0Issues:0Issues:0