Xinyi Shi (Serene-shixinyi)

Serene-shixinyi

Geek Repo

Company:Shanghai Jiao Tong University

Github PK Tool:Github PK Tool

Xinyi Shi's repositories

RISCV-CPU

RISC-V CPU with 5-stage pipeline

Language:VerilogStargazers:1Issues:1Issues:0
Language:C++Stargazers:0Issues:1Issues:0
Language:JavaStargazers:0Issues:1Issues:0

Obliviate

Homework of Algorithm Design 2021 Spring

Stargazers:0Issues:1Issues:0
Language:C++Stargazers:0Issues:1Issues:0