A real time clock module is designed and simulated in ModelSim. The language used is Verilog HDL.
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool
