SFCYang

Sebastián's repositories

Designed a 8 bit Linear-Feedback Shift Register using OpenLane flow (RTL to GDS)

Language:VerilogApache-2.0000

Current Starved VCO design using opensource tools and skywater130nm

Apache-2.0010

Config files for my GitHub profile.

000