guanzixin (RedFlag2017)

RedFlag2017

Geek Repo

Location:China

Github PK Tool:Github PK Tool

guanzixin's repositories

rs-codec

Reed Solomon Encoder and Decoder Digital IP

rocket-soc-tb

A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs

Language:VerilogStargazers:7Issues:0Issues:0

freedom-u-sdk

Freedom Unleashed Software Development Kit

Language:MakefileStargazers:2Issues:0Issues:0

road_crack_detect

Detect crack and holes in pavement images using DeepLearning(CNN).

Language:PythonStargazers:2Issues:0Issues:0

chipyard

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Language:ScalaLicense:BSD-3-ClauseStargazers:1Issues:0Issues:0

e200_opensource

The Ultra-Low Power RISC Core

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0
Language:ScalaLicense:Apache-2.0Stargazers:1Issues:0Issues:0

mipi-csi-2

Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA

Language:SystemVerilogLicense:NOASSERTIONStargazers:1Issues:0Issues:0

ovm_tutorial

This is a tutorial for OVM (Open Verification Methodology) testbench .

Language:SystemVerilogStargazers:1Issues:1Issues:0

riscv-boom

BOOM: Berkeley Out-of-Order Machine

Language:ScalaLicense:NOASSERTIONStargazers:1Issues:0Issues:0

riscv-dv

SV/UVM based instruction generator for RISC-V processor verification

License:Apache-2.0Stargazers:1Issues:0Issues:0