Powerhouse28

Powerhouse28

Geek Repo

Github PK Tool:Github PK Tool

Powerhouse28's starred repositories

pytorch-deep-learning

Materials for the Learn PyTorch for Deep Learning: Zero to Mastery course.

Language:Jupyter NotebookLicense:MITStargazers:9867Issues:0Issues:0

Project

ENGR 850

Language:SystemVerilogStargazers:3Issues:0Issues:0
Language:C++License:Apache-2.0Stargazers:115Issues:0Issues:0

tt03-dsp-4bits-sequential-alu

4-bits sequential ALU for Tiny Tapeout 03

Language:PythonLicense:Apache-2.0Stargazers:1Issues:0Issues:0

100daysofRTL

100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.

Language:SystemVerilogStargazers:25Issues:0Issues:0

siliconcompiler

A modular build system for hardware

Language:PythonLicense:Apache-2.0Stargazers:815Issues:0Issues:0

ASIC-Design-Roadmap

The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.

Language:VerilogLicense:MITStargazers:202Issues:0Issues:0

Physical-Design-for-Nanometer-ICs

Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)

Language:C++Stargazers:37Issues:0Issues:0

cocotb

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Language:PythonLicense:BSD-3-ClauseStargazers:1719Issues:0Issues:0

HDL-Bits-Solutions

This is a repository containing solutions to the problem statements given in HDL Bits website.

Language:VerilogLicense:UnlicenseStargazers:310Issues:0Issues:0

ML-For-Beginners

12 weeks, 26 lessons, 52 quizzes, classic Machine Learning for all

Language:HTMLLicense:MITStargazers:68770Issues:0Issues:0

veriloggen

Veriloggen: A Mixed-Paradigm Hardware Construction Framework

Language:PythonLicense:Apache-2.0Stargazers:303Issues:0Issues:0

site-myhdl

myhdl.org website

Language:HTMLStargazers:12Issues:0Issues:0

Python

All Algorithms implemented in Python

Language:PythonLicense:MITStargazers:183411Issues:0Issues:0

Pyverilog

Python-based Hardware Design Processing Toolkit for Verilog HDL

Language:PythonLicense:Apache-2.0Stargazers:609Issues:0Issues:0

quick-query

Do queries against your local databases

Language:CoffeeScriptLicense:MITStargazers:65Issues:0Issues:0

KedditBySteps

Small Reddit Android client developed with Kotlin

Language:KotlinStargazers:813Issues:0Issues:0