Nitesh Narayana's repositories

Useful-Academic-Links

This repo has some usefull links to websites for topics, please fork add and generate a pull-request to join the party

CN_2018

computer networks practice iiitdm sem5

Language:CStargazers:2Issues:1Issues:0

academic-kickstart

📝 Easily create a beautiful website using Academic, Hugo, and Netlify

Language:ShellLicense:MITStargazers:0Issues:0Issues:0

arm_assembly_lab

Deals with various lab exercises on ARM assembly

Language:AssemblyLicense:MITStargazers:0Issues:9Issues:0

classbench-ng

Utility for generation of firewall/OpenFlow rules

Language:RubyStargazers:0Issues:1Issues:0
Language:VerilogLicense:GPL-3.0Stargazers:0Issues:0Issues:0

COMP_ARCH_2019

Computer Architecture 2019

Language:VerilogLicense:GPL-3.0Stargazers:0Issues:0Issues:0

ML_using_TensorFlow

NPTEL course 2019

Language:Jupyter NotebookStargazers:0Issues:0Issues:0

OS2018

Operating Systems Lab

Language:PythonLicense:LGPL-3.0Stargazers:0Issues:1Issues:0

gem5-arm-dev

The official repository for the gem5 computer-system architecture simulator.

License:BSD-3-ClauseStargazers:0Issues:0Issues:0

gem5-stat-summarizer

Summarize gem5 statistics to csv

Language:PythonStargazers:0Issues:0Issues:0

linux-kernel-module-cheat

The perfect emulation setup to study and develop the Linux kernel v5.4.3, kernel modules, QEMU, gem5 and x86_64, ARMv7 and ARMv8 userland and baremetal assembly, ANSI C, C++ and POSIX. GDB step debug and KGDB just work. Powered by Buildroot and crosstool-NG. Highly automated. Thoroughly documented. Automated tests. "Tested" in an Ubuntu 19.10 host.

License:GPL-3.0Stargazers:0Issues:0Issues:0

SoftMC

SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf>

Language:VerilogLicense:MITStargazers:0Issues:1Issues:0

utvm_staticrt_codegen

This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as replacement for other µTVM runtimes. This tools generates a runtime, which statically executes the compiled model. This reduces the overhead in terms of code size and execution time compared to having a dynamic on-device runtime.

Language:CLicense:Apache-2.0Stargazers:0Issues:0Issues:0