In this Project I am implementing basic logic gates on proteus simulation -- seven Segment decoder and display
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool