Its my midterm project for Logic Circuit Course
Repository from Github https://github.comMiladrzh/verilog-carry-lookahead-adderRepository from Github https://github.comMiladrzh/verilog-carry-lookahead-adder