Manar (Manarabdelaty)

Manarabdelaty

Geek Repo

Location:Providence, RI

Github PK Tool:Github PK Tool


Organizations
AUCOHL
scale-lab

Manar's repositories

Language:VerilogLicense:Apache-2.0Stargazers:8Issues:1Issues:0

Fault-SPM

SPM with DFT structure automatically injected by Fault

Language:VerilogLicense:Apache-2.0Stargazers:5Issues:1Issues:0
Language:C++Stargazers:1Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:1Issues:0
Language:CStargazers:0Issues:1Issues:0

caravel

Caravel is a standard prototyping platform to be used by IP/IC developers

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

caravel-1

Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

caravel_ibex

An example project that utilizes caravel user space for an ibex based SoC

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:HTMLStargazers:0Issues:1Issues:0
Language:DockerfileStargazers:0Issues:1Issues:0

DFFRAM

Standard Cell Library based Memory Compiler using DFF cells

License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:1Issues:0
Language:Jupyter NotebookStargazers:0Issues:1Issues:0

manarabdelaty.github.io

A beautiful, simple, clean, and responsive Jekyll theme for academics

Language:JavaScriptLicense:MITStargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

open_pdks

PDK installer for open-source EDA tools and toolchains. Distributed with a setup for the Google/SkyWater 130nm process.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

openlane

OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

pyEIT

Python based toolkit for Electrical Impedance Tomography

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:JavaStargazers:0Issues:1Issues:0
Language:TclStargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:1Issues:0
Stargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:1Issues:0

verilog-covered

mirror and fork of verilog code coverage tool from http://hg.code.sf.net/p/covered/code

Language:CLicense:GPL-2.0Stargazers:0Issues:0Issues:0

yosys

Yosys Open SYnthesis Suite

Language:C++License:ISCStargazers:0Issues:0Issues:0