Kaustubh Kalp 's repositories

60-Days-of-RTL-coding

50DAYS OF RTL CODING

Stargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0

MAC

This project aims to create and deploy a 16-bit Multiply-Accumulate (MAC) unit that can handle two inputs. Each input comprises a single sign bit, three integer bits, and twelve fractional bits. The primary objective is to effectively accumulate the product of these inputs while preserving precision throughout the computational process

Language:VerilogStargazers:0Issues:0Issues:0

Magaspa

Config files for my GitHub profile.

Stargazers:0Issues:0Issues:0