LukasVik

dotfiles

LukasVik

Config files for my GitHub profile.

lukasvik-io

Personal website: https://lukasvik.io

verilog-axis

Verilog AXI stream components for FPGA implementation

vunit

VUnit is a unit testing framework for VHDL/SystemVerilog