Giters

Lmorales45 / VHDL

Designs and projects written in VHDL

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

VHDL

A collection of all things VHDL that I've made to use in VHDL projects.

About

Designs and projects written in VHDL

License:GNU General Public License v3.0

Languages

Language:VHDL 39.0%Language:SystemVerilog 14.9%Language:HTML 10.0%Language:JavaScript 8.5%Language:Shell 7.5%Language:Tcl 6.8%Language:Verilog 5.9%Language:C 5.2%Language:Batchfile 1.5%Language:Stata 0.4%Language:Pascal 0.2%Language:Forth 0.1%Language:PureBasic 0.0%