Kholoud Ebrahim's repositories
SPI_Protocol
UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.
I2C_Master
Implementation and Functional Verification of I2C Master using UVM methodology.
UART_Protocol
Functional Verification of UART Protocol using UVM methodology. A Serial Inter System Communication Peripheral Protocol.
Synchronous_FIFO
A simple synch FIFO designed in Verilog and verified in UVM methodology including scoreboards, coverage collector, also code coverage and functional coverage reports etc.
APB_Register_File
UVM based Verification of APB Register File. The UVM Env includes RAL Model. The simulation results contain functional and code coverage reports.
HMC_Controller_Verification
HMC (Hybrid Memory Cube) Controller Verification Graduation project under the supervision of Si-Vision.
Add_Sub
Functional Verification of Add_Sub Design using UVM methodology with Various Versions such as a Basic UVM Tb, adding a Configuration Object to the Tb, Using the Virtual Sequence and Virtual Sequencer Concept, etc.
Adder
implementation and test bench using System Verilog
Bitwise
UVM based Verification of Bitwise Operations Design. The UVM env includes Configuration Object for each agent and also the env, also it includes Virtual Sequences and Virtual Sequencer. The simulation results contain functional and code coverage reports.
ALU-8bit
Using an 8-bit full-adder/subtractor to create an 8-bit ALU.
ALU_design_Verification_UVM
implementation and test bench using UVM
Explore-US-Bikeshare-Data
Using Python to understand U.S. bikeshare data. Calculating statistics and building an interactive environment where a user chooses the data and filter for a dataset to analyze.
MAC-Unit
Perform a behavioral simulation of the top-module design, and run the simulation for 5 cycles.
SBqM
The manager of the Safebank bank branch, located in a nearby mall, is proposing to install an embedded system to monitor the client queue in front of the tellers. The proposed system, called SBqM™, is to display various information about the status of the queue.
System-Verilog-Tasks
The third phase tasks in Chipions Program Training.
Uart-Tx
implementing Universal Asynchronous Receiver/Transmitter [TX]
Up_Down_Counter_4bit
implementation and test bench using System Verilog
Wrangle-and-Analyze-Data
Gathering data from a variety of sources and in a variety of formats, assessing its quality and tidiness, then cleaning it. Showing the wrangling efforts through analyses and visualizations.