JoyBed's repositories

opencl-hasher

This is a OpenCL based miner for cryptocoin named DuinoCoin. The intention is to make it mine the coin using GPU and also by CPU.

Language:PythonStargazers:5Issues:6Issues:0

fpga-miner

FPGA Miner project

Language:VerilogLicense:GPL-3.0Stargazers:1Issues:2Issues:0

joyv

Joy-V rv32im CPU in verilog

Language:VerilogLicense:GPL-3.0Stargazers:1Issues:1Issues:0

biriscv

32-bit Superscalar RISC-V CPU

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

bluespec-h264

Bluespec H.264 Decoder

Language:BluespecStargazers:0Issues:0Issues:0

DuinoCoinEthernetMiner

duinocoin miner using ethernet shield

Language:CStargazers:0Issues:0Issues:0
License:GPL-3.0Stargazers:0Issues:1Issues:0

liteiclink

Small footprint and configurable Inter-Chip communication cores

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0

litex

Build your hardware, easily!

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:ScalaLicense:MITStargazers:0Issues:0Issues:0
Language:Jupyter NotebookStargazers:0Issues:1Issues:0

riscv-binutils-gdb

[p/zce extension support] RISC-V backports for binutils-gdb. Development is done upstream at the FSF.

Language:CLicense:GPL-2.0Stargazers:0Issues:0Issues:0

riscv-gcc

Implementation of RISC-V P/ZCE extension for GCC backend

Language:CLicense:GPL-2.0Stargazers:0Issues:0Issues:0

riscv-gnu-toolchain-p-ext

GNU toolchain for RISC-V, including GCC

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:1Issues:0